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Supplementary Figure S1 | Resistive switching devices. (a) Schematic of resistive switching (RS) device structure. In this work, the top and bottom electrodes of RS devices are TiN and Pt respectively. HfO x resistive switching layer with a thin Ti capping layer is sandwiched between the two electrodes. The formation and rupture of conductive filaments between the electrodes result in the low and high resistance, reespectively. (b) Typical measured I-V characteristics of RS devices. By applying a positive voltage, RS devices can be switched from high to low resistance, which is called "SET". In contrast, by applying a reverse voltage, RS devices can be switched from low to high resistance, which is called "RESET". The hysteresis curves indicate the memory function of RS devices. (c) Photograph of the packaged test chip of RS devices used for the electrical measurements. The building block for RS computing is a pair RS devices with pulses (V DD /2 and V DD ) applied at bit lines. Initially, cells for output (OUT) are in high resistance state (HRS). (a) If the cell for input (IN) is in low resistance state (LRS), the voltage dividing between IN and the resistor R Load will raise the electrical potential of the common bit line, which will reduce the voltage drop across the OUT cell, resulting in the voltage lower than the SET voltage threshold. Therefore the OUT cell remains HRS. (b) If the IN cell is in HRS, leaving no direct current path from the word line to ground, then the electrical potential of the bit line will remain close to ground. Therefore, the voltage drop across OUT cell is approximate to V DD , which is larger than SET threshold, leading to SET operation and thus, the transition to LRS. The basic logic operation above can be treated as the "state interaction" between RS cells under external pulse train operation. 
Supplementary Note: Physics-Based SPICE Model of RS Devices
It is widely accepted that the resistive switching phenomenon in metal-oxide materials is a result of formation and rupture of conductive filament (CF), which is formed by a chain of oxygen vacancies (V O ). Therefore, the switching characteristics of RS devices are strongly correlated to the CF evolution processes. As illustrated in Supplementary Fig. S4(a) , during SET process, oxygen ions (O 2-) are generated and V O are left behind in the oxide layer. This process causes the formation of a CF connecting two electrodes, resulting a transition from HRS to LRS. During the RESET process, under electrical field and Joule heating effect, the O 2reserved in the active electrode will drift back to the switching layer and recombine with the positive charged V O , which then leads to CF rupture process. Based on this physical picture, a device compact model can be built, as shown in Supplementary Fig. S4(b) . The key control variables are the tunneling gap distance (g) and the CF radius (r), which describe a 2-D filament in the switching layer. During the SET process, the growth rates of CF in length and in radius are described by the twostep process:
During the RESET process, the rupture rate of CF is determined by the slower one of two physical processes, namely, O 2release from electrode and V O /O 2recombination:
During the switching, the local CF temperature plays an important role to accelerate the temperature-dependent processes incorporated in the equations above. Joule heating affects the local CF temperature and can be described by:
The compact model is implemented in HSPICE using Verilog-A. As shown in Supplementary  Fig. S4(c) , the conduction of RRAM cell is modeled based on two dominant mechanisms: hopping current paths and metallic conduction paths. I-V characteristics associated with g and r can be calculated as:
Finally, we take into account the parasitic effects originating from electrode capacitance (C p ), contact resistance (R C ) and leakage paths (R p ) in the oxide layer ( Supplementary Fig. S4(d) ). Thereby, transient responses of RS devices in a circuit operation environment can be captured by HSPICE simulations. All the key parameters used in the model is listed in Supplementary Table  S1 . The model can fit the experimental behaviors of RS devices well ( Supplementary Fig. S5 ). Supplementary Table S1 Parameters of Resistive Switching Device Model Corresponding to Fig. 4a and Fig. 4b in the main text, here show the simulated current values across different cells in the array during the parallel computing process. Along the computation we can get the logic results of AND, XOR, and ADD. The initial and final readout correspond to the gray-scale map in Fig. 4b .
Parameters & Values Descriptions
Supplementary Figure S7 | Circuit diagram of a 4-bit adder. The memorized "knowledge map" from logic learning operations can be used for multi-bit computing. For 4-bit adding, each bit A[i]B[i]C[i-1] is used as the input for an 3-8 decoder. Since for 1-bit adding operation there are eight input combinations in total, one row out of eight will be selected to obtain the stored data back. After computing, results are stored in situ for the 4-bit adder.
